A new automatic tuning circuit based on synchronous rectification scheme is proposed and functions in the idle periods between the burst-mode transmissions. The proposed CMOS tuning circuit can be fully integrated with the f r o n t a d filter. Simulation results employing 0.Spm CMOS technology have verified that the center frequency is automatically tuned to I .25GHz with 10% process variation presence. The deviation is ISMHz. representing to only 1.2% error.
INTRODUCTION
The increasing command for wireless communication necessitates low lost. high integration level. and high performance solutions to be implemented in radio frequency (RF) front-end systems. While GaAs and BiCMOS technologies are employed to achieve higher operating frequencies and low noise performance. considerable research has been conducted in developing CMOS monolithic RF systems as it would allo\\ integration of other digital signal processing circuits. leading to a single-chip solution. In telecommunication applications. gigahertz band CMOS front-end filters with high quality factors (Q) have been proposed in the literature The performance of fully integrated analog filters usual I>, deviates from the filter design specification due to fact that exact value components are not obtainable to guarantee the characteristics of the filters typically used in narrow band applications. In addition. active devices are more sensitive to temperature fluctuation than passive elements. leading to severe performance errors. A solution to this problem is to use an accurate external reference signal (e.g. master clock) to tune the filter. The master-and-slave scheme This work presents an automatic direct center frequency tuning scheme called synchronous rectification for CMOS frontend filters in the gigahertz range operation. This tuning circuitc, is simple. low power. small silicon area. and fully-integrated. The same scheme also can be applied to the image-re-iect tilters.
TUNING SCHEME AND FILTER

Synchronous Rectification Tuning Scheme
In most hand-held transceivers. the limited isolation betnren the transmitter and receiver prevents simultaneous transmission and reception. The transceivers are normally operated in a half duples mode. with the transmitter and receiver being used alternately. As a result. the receive filters can be tuned while the transmitter is operating. After filters are tuned to the desired frequencies. .filters are then switched back to the main receiving paths for normal operation.
The conceptual block diagram for this proposed tuning scheme is shown in Fig. I . Two clocks are employed in this scheme. First. CK I is selected as an input signal to the bandpass filter and the corresponding waveform is generated. The peak detector detects the peak amplitude VI. and then SW slo\vly switches the input to CK2. obtaining another corresponding peak amplitude V2. Therefore. only one of the two clock frequencies CKI or CK2 is used as an input signal to the bandpass filter by switching SW. CKl and CK2 are selected symmetrically below and above the desired center frequency. The difference AV between VI and V2 depends on the deviation between the "current" center frequenc) and desired center frequency. The frequency tuning voltage V-1' is computed b! , feeding both AV and SW to the multiplier. A integrator is employed to obtain a high gain and filters out the high frequency harmonics generated by the multiplier. V-f then varies the DC bias voltage in the varactor of the bandpass filter, leading to the change of the center frequency. Note that a SW delay circuit is intentionally inserted to balance the two signal propagation paths. leading to more accurate multiplication results. The tuning process is repeated until V-f is settled to a stable value. so that the desired center frequency fo=(CKI+CK2)/2. This synchronous rectification tuning scheme allows us to use the correlation between the filter output and SW to form a negative feedback system. In this work. CKI and CK2 are chosen -12 dB below the peak value of the center frequency amplitude response. Fig. 2 sketches three possible tuning situations and how to use multiplication unit to determine the correct tuning direction for V-fto tune the filter.
Tuning Circuitry
The selection of the input stimulus is illustrated in Fig. 3 formed by M5 to M7 is used to compensate the loss. leading to a high-Q filter. The bias circuit consisting of M3 and M4 provides 50 ohm input impedance to the antenna. Since the center frequency fo is determined by LC. it can be tuned by varying the varactor value Cvar by tuning V-f. In addition. Q can be tuned by varying the negative resistancc by tuning V-q. Thus. we emphasize only the frequency tuning in this paper. Vout-BP is the regular output port for the communication channels and its DC bias is set up for proper peak amplitude detection in the tuning process. The bandpass filter has been designed to have a center frequent), at I25OMhz with Q=30. 23.6dB voltage gain. 5.2dB noise figure. -1jdBm IIP3. and 23mW power dissipation. A 4. InH inductor L and a 6pF capacitor C are employed.
The peak detector depicted in Fig5 consists of a source follower with a charging capacitor Cl and an additional low pass filter formed by R3 and C2. leading to considerable gain attenuation for high frequency signals. The time constant is arranged to filter out CKI or CK2. but basicall), maintains SW transitions. MI5 provides extra gain with reasonable linearit!.. Illustrated in Fig. 6 is the SW generation. S W I + and SWI-are generated to provide proper switching activities to the Fig. 3 . The dela). elements consist of M37 to M40 \vith loadinp capacitors C3 and C4. providing roughl!. 1 jns dela?. Voltage swing reduced circuit formed by M41 to M47 provides proper voltage levels around 5OOmVp-p to drive the multiplier. SW2+ can be generated in the similar fashion by adding another inverter stage before the swing reduced circuit.
A Gilbert cell is used in the multiplication circuitry due to the simple and balanced architecture. Since four-quadrant multiplication is required for the synchronous rectification. differential input signals need to be generated. Here. we USE R-,,,, and c-/,/, to form a lowpass filter. leading to the same DC bias voltage for the gate terminals of M53. M54. M73. and M74. Differential signals can be created due to the commonmode rejection of a dif'ferential pair. A source-degeneration resistor R54 helps to increase the input linear range. Switching pairs M59 to M62 are designed to operate as ON or OFF state to provide a maximum gain for this stage. Transistors M7 I to M82 are duplicated circuitry from M51 to M62. providing a DC voltage level to the integrator for comparison in Fig. 8. 
Simulation Result
The target central frequenc), I2jOMHz is selected as a test vehicle. Two input testing signals with amplitudes -1 2dB below the peak amplitude of the central frequency are 1203MHz and 1297MHz and both generate 6OmV to the input port of the bandpass filter without causing much distortion. Fig. 9 shows the outputs of the bandpass tilter and peak detector. It can be observed that the amplitude difference of two input. signals is graduallj. converged almost zero. The SW signals generated to the selection ofthe input signals and multiplier is shown in Fig.  IO . The inductor is changed from 4.lnH to 3.7nH to simulate 10% process variation and let the tuning process to correct this error. Fig. I1 shows the tuning voltage settles to 1.255V. corresponding to central frequenc! at 1265MHz: this leads to 1.2% tuning error.
Care should be exercised to ensure balanced timing delays in both signal tuning paths. The precision of the tuning basicall!, relies on the choice of the center frcquencj,. peak detector. the offset voltage of the multiplier. and the open-looped gain ofthe integrator. Although the bandpass filter functions at gigahertz frequency range. the following voltage buffers and the peak detector have limited frequency responses. leading to peak amplitude detection error. Therefore. higher frequent!, test signal (CK2) can not bc arbitrarily high. Iterative simulations need to be performed to locate the appropriate value. In addition. a simple CMOS peak detector can not detect faithfully the true amplitude of' the output voltage from the bandpass filter if the incoming signal or the difference of two signals is small. The offset voltage in the multiplier could cause problems too. Proper transistor sizes and layout techniques arc required to minimize this eftkct.
SUMMARY
Scaling down the dimensions ol' transistors and achievins the maximum integration level by incorporating as many circuits as IV-247 possible in a chip are inevitable trends for RF circuit design.
Currently. only few components are integrated with other digital circuitry. The proposed tuning scheme can be fully integrated monolithically. eliminating the requirement of post tuning process [4] .
Based on the tuning in the idle periods between burstmode transmissions. a synchronous rectification scheme is proposed to automatically tune the front-end bandpass tilter. After the tuning process is finished. the filter is tuned to the desired center frequency and the tuning circuit is decoupled from the filter. Then the normal communication channels are reconnected and the filter starts receiving the incoming RF signals. Since this tuning scheme directly tunes the tilter without duplicating the main filter. it does not have matching and tracking problems inherent in the master-and-slave tuning scheme. Furthermore. it consumes smaller silicon area if the LC passive filter is implemented monolithically on the chip. Simulations indicate the feasibility of this proposed tuning scheme for the gigahertz band filter operation and effectively correct for process variation. 
